A Generic Technique for Sketches to Adapt to Different Counting Ranges

Tong Yang, Jiaqi Xu, Xilai Liu, Peng Liu, Lun Wang, Jun Bi, Xiaoming Li
Department of Computer Science, Peking University, China
Institute of Network Science & Cyberspace, Tsinghua University, China

Abstract—Sketch is a compact data structure for network measurements. To achieve fast speed, it needs to be held in the on-chip memory (SRAM), which is very small. To enable the sketch fit into the on-chip memory, the product of counter size and number of counters must be below a certain limit. If we use small counters, e.g., 8 bits, some counters will overflow. If we use large counters, e.g., 16 bits per counter, the total number of counters will be small, each counter will be shared by more flows, leading to poor accuracy. To address this issue, we propose a generic technique: self-adaptive counters (SA Counter). When the value of the counter is small, it works as a normal counter. When the value of the counter is large, we increment it using a predefined probability, so as to represent a large value. Moreover, in SA Counter, the probability decreases when the value increases. This technique can significantly improve the accuracy of sketches. To verify the effectiveness of SA Counter, we apply SA Counter to three typical sketches, and conduct extensive experiments on one real dataset and one synthetic dataset. Experimental results show that, compared with the state-of-the-art, sketches using SA Counter improve the accuracy by up to 13.6 times.

I. INTRODUCTION
A. Background and Motivation
Network measurements provide indispensable information for congestion control [1], [2], DDoS attack detection [3], [4], heavy hitter identification [5]–[7], heavy change detection [8], and more [9], [10]. Measuring the size of different flows (known as per-flow size measurements, or per-flow measurements for short) in network traffic has attracted attentions in recent years [11]–[14]. Flow identifiers (flow IDs) are selected from the header fields of packets, such as the five-tuple: source IP address, source port, destination IP address, destination port, protocol. Flow size is defined as the number of packets in a flow. Flow volume is defined as the number of bytes in the flow.

As the line rate can be high, e.g., 10Gbps, 40Gbps, it is challenging to perform per-flow measurements at line rate. To achieve high processing speed, the data structure should be small enough to be stored in the on-chip memory, such as a Block RAM in FPGA or ASIC chips [15], or the caches of CPU or GPU chips. However, the size of on-chip memory is very limited (usually less than 8.25MB [15]). This means that it is almost impossible to keep one counter for each flow to record the flow size. To achieve memory efficiency, various sketches (e.g., sketch of CountMin (CM) [16], Conservative Update (CU) [17] and Count (C) [18]) allow counters to be randomly shared by multiple flows, inevitably incurring errors.

In real network traffic, it is well known that the flow size/volume distribution is highly skewed [14], [17], [19]–[24]. Specifically, most flows are very small in size, often known as mouse flows; while a few are very large, often known as elephant flows. As elephant flows are typically more important than the small ones, the size of each counter needs to be large enough to store the largest flow. Further, in many practical scenarios, one does not have any idea of the approximate flow size of elephant flows beforehand. Given the limited size of on-chip memory, if we use large counters, the number of counters will be small, and each counter will be shared by more flows, leading to poor accuracy. In this case, most counters are mapped by mouse flows, keeping a small value, and thus their significant bits are wasted. Therefore, if we use large counters, it will be a waste of memory, and the accuracy will be poor. In summary, it is challenging to achieve memory efficiency in skewed network traffic.

B. Prior Art and Their Limitations
There are primarily two kinds of algorithms for per-flow measurements. The first kind is based on sampling [25]. However, recent works [12], [13], [26] pointed out that the sampling method might lose important information. The other kind is based on a compact data structure called sketch. There are three classic sketches: sketches of Count [18], CM [16], and CU [17]. The CM sketch is the most widely used one. These sketches share the same data structure and similar operations. Therefore, we only present the details of the CM sketch here. A CM sketch consists of d arrays, each of which is associated with a hash function, denoted by h₁(·), . . . , hₙ(·). The iᵗʰ array is represented by Aᵢ. Each array consists of w counters. When inserting a packet with flow ID e, the CM sketch adds the packet size of e to the d counters: A₁[h₁(e)], . . . , Aₙ[hₙ(e)], called the d mapped counters in this paper. When querying item e, the CM sketch reports the minimum value among d mapped counters: \( \min\{A₁[h₁(e)], . . . , Aₙ[hₙ(e)]\} \). Obviously, the accuracy of the CM sketch will decrease as the number of counters decreases. However, as each counter needs to be large enough to store the largest flows, the CM sketch cannot achieve memory efficiency, so do sketches of C and CU. To achieve memory efficiency, small counters must be used. The state-of-the-art named Counter tree [27] uses multiple layers of small counters, and the counters at the higher layers are used to store the significant bits of the elephant flow sizes. In
this way, it can improve the memory efficiency. Unfortunately, for each packet belonging to an elephant flow, Counter-Tree needs to access all layers, requiring many memory accesses for each insertion. This problem gets worse when elephant flows dominate the network traffic. It is therefore very important to achieve memory efficiency, while ensuring fast and constant processing speed to keep up with line rate.

C. Our Solution

In this paper, we propose a generic technique aimed at making every bit count. Our technique is applicable for all sketches using counters. Recalling that the design goal is to achieve both memory efficiency and fast, constant speed. To achieve memory efficiency, we have to use small counters. To achieve constant and fast processing speed, to make the data structure as easy to use by real applications, we do not introduce multiple layers or change the basic data structure of sketches. Our challenge is that each small counter has to be able to represent the size of both mouse and elephant flows.

Our key idea is simple: when a counter is going to overflow, for each insertion, instead of always increasing it, we increase it with a predefined probability. When the value of the counter is small (e.g., is mapped by one or several mouse flows), we consider it as a normal counter, so as to achieve high accuracy. By carefully designing the probability setting, we can use a small counter to represent a very large value. Introducing this probability could incur inaccurate recording of large values. Fortunately, we prove theoretically and experimentally that the incurred inaccuracy is negligible compared to the large value of the size of elephant flows.

Based on the above idea, we propose two versions of our technique: Static Sign Bits version and Dynamic Sign Bits version. Our technique splits each counter into two parts: (1) sign bits, and (2) counting bits. When the sign bits are all 0, we increment the counting bits normally; when the sign bits are non-zero, we increment the counting bits with a probability calculated by the value of the sign bits. As the number of bits of each counter is fixed, if we assign more bits as sign bits, the number of counting bits will decrease. In this case, the counter cannot accurately record the size of mouse flows.

For the static version, we fix the length of sign bits in advance, and then do not change it during insertions. As a result, the shortcoming of the static version is that it is hard to determine how many bits should be assigned for the sign bits. To address this issue, we propose the Dynamic Sign Bits version, which uses a self-adaptive method, and can dynamically adjust the length of sign bits according to the value that the counter needs to represent. The self-adaptive method works as follows: we regard all continuous 1 bits from the left as sign bits. The leftmost 0 bit is seen as a marker, namely, the split bit, and others are counting bits. For example, given a counter with value 11101011, it means the following. The first three bits are sign bits, representing a value of 3. The fourth bit 0 is the split bit which splits the sign and counting bits. The last four bits 1011 are the counting bits. More details about the self-adaptive methods are provided in Section III-B.

D. Key Contributions

1) We propose a generic sketch technique in two versions, static and dynamic. Using our technique, sketches can use small counters to accurately record the sizes of both elephant and mouse flows, achieving memory efficiency as well as constant and fast speed. We have applied our technique to sketches of CM, CU and C.

2) We conduct a detailed analysis of self-adaptive counters to show their theoretical properties.

3) We carry out extensive experiments, and provide results on two real datasets and one synthetic dataset, demonstrating the superior performance of self-adaptive counters.

II. RELATED WORK

For per-flow measurement, there are two kinds of methods: sampling and sketches. The authors in [28] prove that sampling has poor accuracy, and propose an algorithm to improve the accuracy. To improve the accuracy, various sketches are proposed, including CM sketch [16], CU sketch [17], C sketch [18] and many other advanced techniques like A sketch [14], CSM sketch [29], Tug-of-war sketch [30] and its enhanced version [31], AMS sketch [32], and more [33]–[36]. Due to space limitation, we briefly introduce typical sketches.

A. CU Sketch

The CU sketch [17] has the same structure as the CM sketch, but its insertion strategy is optimized using “conservative update”. When inserting a packet $e$, it only adds the metric of interest of $e$ to the smallest counter(s) among $d$ mapped counters. When querying packet $e$, the CU sketch reports the minimum value among $d$ mapped counters.

B. C Sketch

The C sketch [18] is different from the CM and CU sketch in the sense that each array is associated with two hash functions. Besides $d$ hash functions $h_1(\cdot) \cdots h_d(\cdot)$, there are additional $d$ hash functions $s_1(\cdot) \cdots s_d(\cdot)$ mapping each incoming packet to $\{+1, -1\}$. If the result of the second hash function is +1, then the insertion proceeds as usual. Otherwise, the metric of interest of the packet will be subtracted from the $d$ mapped counters. When querying, it will report the absolute value of the median one of $\{A[h_i(key)] \times s_i(key)\}$, where $i$ is in $0, 1, \cdots, d - 1$.

C. Sophisticated Sketches

Many advanced sketch techniques have been proposed recently [37]–[39]. The augmented sketch (A sketch) [14] is targeted at improving accuracy by using one additional filter to dynamically capture packets from heavy-hitters. The CSM sketch [29] provides a data encoding and decoding scheme. Two offline statistical methods are proposed in this sketch in order to extract query results.

The Counter-Tree [27] provides a scalable architecture for per-flow measurements. The key idea of the Counter-Tree is to rearrange the counter sharing scheme based on the CM sketch. The authors claim that their 2-D tree structure is able...
to work with very tight space. However, in terms of accuracy, the performance of the Counter-Tree is not as good as the original CM sketch under the same memory usage. Moreover, the CM sketch and other typical sketches support the \((ID, f)\)-insertion where \(f \geq 1\). The Counter-Tree on the other hand only supports \((ID, 1)\)-insertions, which makes it unsuitable in applications like flow volume measurements.

### III. THE SA COUNTER TECHNIQUE

In this section, we describe our SA Counter (Self-Adaptive Counters) approach. We propose two versions of SA Counter, a Static Sign Bits version and a Dynamic Sign Bits version. Inspired by floating-point number representation, the Static Sign Bits version uses some sign bits to adjust the magnitude of the counters, to enable the counters to represent larger values. However, it is hard to determine an appropriate length for the sign bits so that the mouse flows can be accurately recorded. To overcome the weakness of the static version, we further design a dynamic version.

#### A. Static Sign Bits Version

**Rationale:** Given a sketch, let \(n\) be the counter size, i.e., the number of bits in a counter. To achieve memory efficiency, we need to use fine-grained counters, i.e., small counters (e.g., \(n = 8\)). The capacity of the counters, i.e., the maximum value that counters can represent, is fixed to \(2^n - 1\). However, when a counter is mapped by too many flows, especially large ones, the value of the counter will easily exceed \(2^n - 1\).

Our technique is inspired by, but different from the encoding style of floating-point numbers. In a typical floating-point representation, the value can be calculated using the following three parts: 1) a sign digit indicating the value to be positive or negative. 2) exponent digits which represent an integer that controls the magnitude of this representation. 3) significant digits that carry meaning contributing to its measurement resolution. Similarly, in our technique, we also split a counter into two parts: a Sign Bits part (sign part for convenience) and a Counting Bits part (counting part for convenience). The counting part functions as the significant digits, while the sign part functions as the exponent digits. Specifically, for each possible value of the sign part, we pre-define a corresponding integer indicating how many times the counting part should be expanded. We call this pre-defined array the expansion array.

**Self Adaptive Counter (SA Counter):** Our technique is called Self-Adaptive Counters (SA Counter). Every counter of existing sketches can be replaced by a Self-Adaptive Counter (SA Counter). Next we show the data structure and operations of SA Counter.

**Data Structure:** Assume a sketch has \(d\) counter arrays, \(A_1, A_2, \cdots, A_d\). For the \(i\)-th counter array, it has \(w\) counters and a hash function \(h_i(\cdot)\). Let \(n\) be the number of bits in the counters. For each counter, it has a \(s\)-bit sign part and a \((n-s)\)-bit counting part as shown in Figure 1. We denote the expansion array as \(\gamma[0], \gamma[1], \cdots, \gamma[k-1]\), where \(k = 2^s\). For example, \(\gamma[2] = 4\). After setting up all the above parameters, the capacity of the Static Sign Bits version SA Counter is

\[
C_{\text{static}}(n, s) = \sum_{i=0}^{2^{s-1}} (\gamma[i] \times 2^{n-s})
\]

**Insertion:** Take the CM sketch using Static Sign Bits version SA Counter as an example. We show the procedure to insert a flow with volume 1. The procedure to insert a flow with larger volume can be seen in Algorithm 1 in Section IV.

To insert a flow with size 1, we first locate \(d\) counters using \(d\) hash functions. Next, we show the steps of how to add 1 to an SA Counter.

**Step 1:** In an SA counter, we get the sign part \(s_0\), the counting part \(c_0\), and the value \(\gamma[s_0]\) from the expansion array.

**Step 2:** Since \(\gamma[s_0]\) indicates how many times the counting part should be expanded, we first calculate \(\frac{1}{\gamma[s_0]}\), and add 1 to the counting part with probability \(\frac{1}{\gamma[s_0]}\).

**Step 3:** If the counting part reaches \(2^n - s\), we increase the sign part by 1, and set the counting part to zero.

**Query:** To query a flow in a sketch using our SA Counter with Static Sign Bits, we first locate several counters using \(d\) hash functions. Then, for a mapped counter \(C\), we calculate the value represented by \(C\) as follows:

1) First, we get the value of the sign part \(s_0\) and the value of the counting part \(c_0\). Then, we find \(\gamma[s_0]\) from the expansion array and another value \(\text{stage}[s_0]\) from the stage array. The stage array is pre-computed using the following formula:

\[
\text{stage}[0] = 0,
\]

\[
\text{stage}[i] = 2^{n-s} \times \sum_{j=0}^{i-1} \gamma[j], \quad i > 0
\]

2) The value represented by \(C\) can be calculated with the following formula:

\[
\text{value}(C) = c_0 \times \gamma[s_0] + \text{stage}[s_0].
\]

The problem of the Static Sign Bits version is that, since we do not know the size of the mouse flows, we cannot determine an appropriate length for the counting and sign parts. Specifically, when the sign part is zero, the flow size is accurately recorded. When we use a large sign part, the counting part will be shortened, and thus the counter may not accurately record the mouse flows.

#### B. Dynamic Sign Bits Version

**Rationale:** Given a fixed counter size, to address the issue of the space taken by a fixed-length sign part, we can use a self-adaptive method to dynamically adjust it. The length of
the sign part is initialized to 0. Except for the split digit, all other bits are used for counting. As the value represented by the counter becomes larger, we increase the length of the sign part dynamically. In this way, we can accurately record mouse flows, while being able to deal with elephant flows.

Data Structure: An n-bit Dynamic Sign Bits version SA Counter has three parts: 1) a sign part whose length \( l_s \) is made up by ones, 2) a split digit which is the leftmost zero digit, 3) a \((n-l_s\)-1)-bit counting part. We create an expansion array \( \gamma[0], \gamma[1], \ldots, \gamma[n-2] \). After setting up the above parameters, the capacity of the Dynamic Sign Bits version SA Counter is \( C_{\text{dynamic}}(n) = \sum_{i=0}^{n-2} (\gamma[i] \times 2^{n-i-1}) \).

![Fig. 2. Structure of Dynamic Sign Bits SA Counter.](image)

**Insertion:** The insertion process of the dynamic version of SA Counter is similar to the static version, except for two differences: (1) In the dynamic version, the value of the sign part, i.e., \( s_0 \), is equal to the number of ones in the sign part; For example, the value of the sign part in "111011" is 3. (2) In the dynamic version, when the counting part overflows, we turn the split digit to 1, and set the bits of the counting part to all zeroes. By doing this, the length of the sign part is increased by 1, the split digit is moved right by 1 bit, and the counting part is shortened by 1 bit.

**Query:** The query process of the dynamic version of SA Counter is similar to the static version. To calculate the value of an SA Counter with Dynamic Sign Bits, the first step is also to get \( s_0 \) and \( c_0 \) from the counter, and read the value \( \gamma[s_0] \) and \( \text{stage}[s_0] \) from the expansion and stage arrays, respectively. The two differences are that \( s_0 \) is the length of the sign part, and the stage array is computed by the following formula:

\[
\begin{align*}
\text{stage}[0] &= 0 \\
\text{stage}[i] &= \sum_{j=0}^{i-1} (\gamma[j] \times 2^{n-j-1}), \quad i > 0
\end{align*}
\]

The second step is the same as the static version. The value represented by a dynamic version SA Counter can be calculated using Formula 2.

**Algorithm 1:** read and update function of SA Counters

**read:** (a counter \( c \), an expansion array \( \gamma \))

1. \( d = c \)
2. if \( c < 0 \) then
3. \( c + 1 \mapsto d \), thus \( d \) is the two’s complement of \( c \)
4. \( s_0 \): value of the sign part in \( d \)
5. \( c_0 \): value of the counting part in \( d \)
6. \( \text{result} = \text{stage}[s_0 - 1] + (\gamma[s_0] \times c_0) \)
7. if \( c < 0 \) then
8. \( -\text{result} \mapsto \text{result} \)
9. return \( \text{result} \)

**update:** (a counter \( c \), a value \( v \), an expansion array \( \gamma \))

1. if \( \text{read}(c, \gamma) + v \leq C_{\text{dynamic}}(n) \) then
2. \( d = c \)
3. if \( c < 0 \) then
4. \( c + 1 \mapsto d \), thus \( d \) is the two’s complement of \( c \)
5. \( s_0 \): value of the sign part in \( d \)
6. \( c_0 \): value of the counting part in \( d \)
7. \( q = \frac{v}{\gamma[s_0]}, \quad r = v \% \gamma[s_0] \)
8. if \( r \neq 0 \) then
9. \( p \): a random number in \([0, 1]\)
10. if \( p < \frac{r}{\gamma[s_0]} \) then
11. \( c + 1 \mapsto c \)
12. if \( 0 < q < \text{stage}[s_0] - c_0 \) then
13. \( c + q \mapsto c \)
14. if \( q \geq \text{stage}[s_0] - c_0 \) then
15. \( v' = v - (\text{stage}[s_0] - c_0) \times \gamma[s_0] \)
16. \( \text{stage}[s_0] \mapsto \text{x} \)
17. update\( (c, v', \gamma) \)

**IV. CASE STUDIES**

To further illustrate the generality of the SA Counter technique, in this section, we show how to apply SA Counter to the sketches of CM [16], CU [17] and C [18]. Two functions, read and update of SA Counters are shown as follow.

**A. Apply to the CM Sketch**

In CM sketch, the insertion procedure is done by calling the “update” function of the corresponding SA Counter. The query function is done by reporting the minimum value “read” by all corresponding counters.

**B. Apply to the CU Sketch**

The CU sketch is similar to the CM sketch but with a different update technique called “conservative update of counters”. In a CU sketch, the insertion procedure is done by calling the “update” function on the smallest counters in SA Counter. The query process is the same as for the CM sketch.

**C. Apply to the C Sketch**

The C sketch consists of an array with \( t \times k \) counters. One important feature of the C sketch is that it requires two sets of hash functions \( h[1] \cdots h[t] \) and \( g[1] \cdots g[t] \), where \( h[i] : [0, n] \rightarrow [0,k] \), \( g[i] : [0, n] \rightarrow \{-1, 1\} \). Negative values can occur in the counters, so the first bit of each counter should be the sign bit. When inserting a packet, the sketch calls the “update” procedure of SA Counter to add the value to the corresponding counter. The query function is done by reporting the median value “read” by all corresponding counters.

Since we may add a negative number to the counters in the C sketch, in the two functions, i.e., read and update, we use the leftmost bit of a SA Counter to indicate whether the counter is positive or negative. As shown in Algorithm 1, the read function takes a counter \( c \) and the expansion array \( \gamma \) as input, and outputs the value represented by the counter. As shown in Algorithm 1, the update function takes a counter \( c \), an increment value \( v \), and the expansion array \( \gamma \) as input.
V. EXPERIMENTAL RESULTS

In this section, we first evaluate the SA Counter technique on a real-world dataset by comparing the Average Relative Error (ARE) and the Average Absolute Error (AAE) between sketches without SA Counter, with SA Counter and Counter-Tree. Then, we generate a synthetic dataset which follows the Zipf distribution. We study how the ARE and AAE values change with different parameters. These parameters are defined in Section V-B.

A. Experimental Setup

1) Datasets:
   a) IP Trace Datasets: We use the anonymous IP traces collected in 2016 from CAIDA [40]. In the experiments, a five-tuple is used as the ID of a flow, which includes, source IP address, destination IP address, source port, destination port, and protocol. Each arriving packet consists of a certain amount of bytes. The job of the sketch algorithm is to add up the number of bytes for each flow separately, and report the total size (in bytes) for every flow in the data stream at the end of a certain time period.

   b) Synthetic Datasets: Since our goal is to find out how well SA Counter sketch performs on datasets with different characteristics, we also generate synthetic datasets following the Zipf [41] distribution \( p(x) = \frac{x^{-a}}{\zeta(\alpha)} \) with different total flow sizes \( F \) (1M to 10M), different numbers of packets \( N_d \), and different \( a \) (from 0 to 3 with a step of 0.3). We generate them using a performance testing tool: Web Polygraph [42].

2) Implementation: We have implemented the sketches of CM, CU and C in C++. We apply the SA Counter technique to these sketches, and the results are denoted as SAC CM, SAC CU, and SAC C. For comparison purpose, we also implemented Counter-Tree in C++, the result is denoted as CT in our experiments. The hash functions used in the sketches are implemented using the 32-bit or 64-bit Bob Hash [43] with different initial seeds. For the CM and CU sketches, we set the number of arrays to 3 and use 3 32-bit Bob Hashes. For the C sketch, we set the number of arrays to 3 and use 6 32-bit Bob Hashes. We set the counters to 32 or 16 bits in the classical sketches. In the sketches using SA Counter, the size of the counters is reduced to 16 or 8 bits. Furthermore, for each experiment on the datasets, we run 10 sub-experiments. The average value of the result is recorded as well as the mean square error. Both of them are plotted on the figures.

B. Metrics

Average Absolute Error (AAE): AAE is defined as \[ \frac{1}{|\Phi|} \sum_{i \in [n]} |f_i - \hat{f}_i| \], where \( f_i \) is the frequency of token \( i \) that appears in the stream, \( \hat{f}_i \) is the estimated frequency and \(|\Phi|\) is the volume of the set.

Average Relative Error (ARE): ARE is defined as \[ \frac{1}{|\Phi|} \sum_{i \in [n]} \left| \frac{f_i - \hat{f}_i}{f_i} \right| \], where \( f_i \) is the frequency of token \( i \) that appears in the stream, \( \hat{f}_i \) is the estimated frequency and \(|\Phi|\) is the volume of the set.

C. Effects of SA Counter technique

1) Flow volume measurements on CAIDA dataset: Since the Counter-Tree does not support flow volume measurements, we only compare our technique with the original sketch in this set of experiments.

Effect of SA Counter on CM sketch’s ARE and AAE (Figures 3(a) and 3(d)): The range of the memory size in this experiment is from 125KB to 1000KB. Here, the original CM sketch is compared with the CM sketch using SA Counter using the Dynamic Sign Bits version. We plot how the ARE and AAE (in log scale) change as a function of memory size. Our results show that when the memory is 1000KB, the original CM sketch has 8.7 times higher ARE than the CM sketch using SA Counter. When the memory is below 600KB, the CM sketch using SA Counter have both lower ARE and AAE.

Effect of SA Counter on C sketch’s ARE and AAE (Figures 3(b) and 3(e)): Our experimental results show that the original C sketch has 4.27 times higher ARE and 3 times higher AAE than C sketch using SA Counter, when the memory is 1000KB. The SA Counter technique successfully reduces the ARE and AAE in the case of the C sketch. Comparing these results with those from the CM sketch, we can see that the CM sketch gives a better estimation of flow size than the C sketch for the same memory size.

Effect of SA Counter on CU sketch’s ARE and AAE (Figures 3(c) and 3(f)): Our experimental results show that the original CU sketch has 10.9 times higher ARE than CU sketch using SA Counter when the memory is 1000KB. The SA Counter technique successfully reduces the ARE and AAE under small memory consumption in the case of the CU sketch. Comparing this result with the results of the CM and C sketches, we see that the CU sketch using SA Counter has the best performance of all.

Conclusion: In this set of experiments, we tested our SA Counter technique for flow volume measurements. We found that the CU sketch using SA Counter has the best performance of all sketches, hence we suggest its use for flow size measurements.

2) Flow size measurements on synthetic datasets: In this experiment, we generate datasets following the Zipf distribution \( p(x) = \frac{x^{-a}}{\zeta(\alpha)} \) with different flow sizes and varying \( a \) (ranging from 0 to 2.1). Here the task consists in measuring the flow size of each flow in the dataset [47]–[49]. We compare

Per-Flow Memory consumption: This quantity is defined as the overall memory size of the sketch divided by the number of different flows in a data stream.

Per-Packet Memory consumption: Per-Packet Memory consumption is defined as the sketch memory size divided by the number of packets in a data stream.

Throughput: Maximum number of insertions that can be processed per second. We use Mega-operations per second (Mops) [44]–[46] as the unit of throughput. All the experiments about speed are repeated 100 times to ensure statistical significance.
the ARE and AAE of the original sketches, of sketches using SA Counter, and of Counter-Tree.

**Effect of SA Counter on CM sketch’s ARE and AAE (Figures 4(a) and 4(d)):** We find that when the memory is 1000KB, the original CM sketch has 2.5 times higher ARE and AAE than the CM sketch using SA Counter, while the Counter-Tree has an ARE 5.3 times higher than the CM sketch using SA Counter. As the memory consumption decreases, the ARE and AAE of Counter-Tree gradually go down compared to the one of the CM sketch. The ARE and AAE of the CM sketch using SA Counter are always the lowest.

**Effect of SA Counter on C sketch’s ARE and AAE (Figures 4(b) and 4(e)):** We observe that when the memory is 1000KB, the original C sketch has 1.5 times higher ARE and AAE than the C sketch using SA Counter, while the Counter-Tree has an ARE 13.6 times higher than the C sketch using SA Counter. The ARE and AAE of the C sketch using SA Counter are the lowest under all memory sizes. Note that compared to Counter-Tree, the C sketch using SA Counter improves accuracy by one order of magnitude.

**Effect of SA Counter on CU sketch’s ARE and AAE (Figure 4(c) and 4(f)):** We find that when the memory is 1000KB, the original CU sketch has 2.7 times higher ARE and AAE than the CU sketch using SA Counter while Counter-Tree has an ARE 10.6 times higher than the CU sketch using SA Counter. As the memory consumption decreases, the ARE and AAE of Counter-Tree gradually become close to the one of the CU sketch. However, the ARE and AAE of the CM sketch using SA Counter are always lowest.

**Effect of per-packet memory size on C sketch’s ARE and AAE with fixed \( a \) and per-flow memory consumption (Figures 5(a) and 5(c)):** We find that for the C sketch, the change of per-packet memory affects ARE in a limited way compared to per-flow memory consumption. The AAE of both the C sketch and the C sketch using SA Counter drops with the increase of per-flow memory consumption. The original C sketch has 2 to 3 times larger AAE than SA Counter sketches.

**Conclusion:** In this set of experiments, we tested our SA Counter technique for flow size measurements. We found that the C sketch using SA Counter has the best performance of all sketches, hence we suggest its use for flow size measurements.
consumption. The original C sketch has more than 10 times larger AAE than SA Counter sketches.

**Conclusion:** We found that the SA Counter technique effectively adapted to different counting ranges. For the C sketch and the CM sketch, the change of per-packet memory consumption affects ARE in a limited way compared to the change of per-flow memory. However, AAE drops with the increase of per-packet memory size. Under the same per-packet memory size, the ARE increases at least 10% when per-flow memory changes from $48 \times 10^{-4}$B to $24 \times 10^{-4}$B or $24 \times 10^{-4}$B to $16 \times 10^{-4}$B. Indeed, it shows that in a data stream with many distinct packets, the SA Counter technique can improve the accuracy under small per-flow memory size.

**Effect of the different versions of the CM sketch using SA Counter on ARE and AAE (Figures 6(a) and 6(b)):** In this experiment, we set the memory size of the sketches to be constant and vary the per-flow memory consumption.

We find that the ARE and AAE of the Static Sign Bits version of the CM sketch with the length of sign bits $s = 3$ is 2.43 times higher than the one of the Dynamic version on average. 

**Conclusion:** This set of experiments showed that the Dynamic Sign Bits version has better performance than the Static one under different per-flow memory consumption.

We find that the ARE and AAE of original sketches is more influenced by the decrease of per-flow memory consumption than the one of SA Counter sketches. When the per-flow memory consumption drops to 1.3B, the ratio between the ARE of the original sketch and of the SA Counter sketch is 10.83 for the CM sketch.

**ACKNOWLEDGEMENT**

We would like to thank the anonymous reviewers for their thoughtful suggestions. This work is partially supported by Primary Research & Development Plan of China (2018YFB1004403, 2016YFB1000304), and NSFC (61672061).
VI. CONCLUSION

Thanks to their memory efficiency and fast and constant speed, sketches have attracted much attention for network measurements. If the flow size distribution is even, there is little room for improvements compared to previous work. However, when flow size distribution is highly skewed, existing sketches are very inefficient in memory usage. No existing work is capable of achieving memory efficiency without hurting their constant and fast speed, which is really important in high-speed network traffic. To address this issue, we propose a generic technique, namely self-adaptive counters (SA Counter) in two versions, static and dynamic. Our key idea is simple: When a counter is going to overflow, we do not increase it one by one, but increase it with predefined probabilities. When the counter is small, it just works like a normal counter. SA Counter makes a small counter able to represent both small and large values. The error incurred by the probabilistic increase is theoretically and experimentally proved to be negligible compared to the size of elephant flows. We apply SA Counter to three typical sketches: sketches of CM, C, and CU. Experimental results show that, compared with the state-of-the-art, sketches using SA Counter improve the accuracy by up to 13.6 times.

REFERENCES


